High-color-depth LCD drivers require nF-range capacitors as the charge reservoirs to handle the glitch energy during the conversion of the DAC [1] . The reference buffers based on multi-stage amplifiers can enhance the precision under low-voltage supplies, but are exposed to instability when loaded by such large capacitive loads (C L ). Frequency compensation via damping-factor control [2] is capable of extending the C L -drivability up to 1nF, however, at the cost of penalizing the power (426µW) and area (0.14mm 2 ). Although recent works [3] [4] have enhanced gain-bandwidth product (GBW) and slew rate (SR) showing better FOM S (=GBW·C L /Power) and FOM L (=SR·C L /Power), the C L -drivability has not been improved (i.e., 0.8nF in [3] and 0.15nF in [4] ). This paper describes a three-stage amplifier managed to afford particularly large and wide range of C L (1 to 15nF) with optimized power (144µW) and die size (0.016mm 2 ), being very suitable for compact LCD drivers [5] with different resolution targets. The design barriers are methodically surmounted via local feedback loop (LFL) analysis expanded from [6] , which is an insightful control-centric method. Measured at 15nF C L , the attained FOM S (FOM L ) is >4.48× (>2.55×) beyond that of the stateof-the-art ( Fig. 21 .6.1).
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2 ), being very suitable for compact LCD drivers [5] with different resolution targets. The design barriers are methodically surmounted via local feedback loop (LFL) analysis expanded from [6] , which is an insightful control-centric method. Measured at 15nF C L , the attained FOM S (FOM L ) is >4.48× (>2.55×) beyond that of the stateof-the-art ( Fig. 21.6 .1).
Design of frequency compensation classically hinges on the analysis of amplifier's transfer function H(s) once a potential topology is conceived [2] [3] [4] . Yet, the involvements cannot explicitly relate the impact of each circuit element to the pole-zero composition of H(s). In contrast, the LFL analysis upgrades the entire pole-zero placement to a more discerning system level, as materialized in the design of two-stage amplifiers [6] . This work extends the capability of LFL analysis to handle more complex three-stage amplifiers, allowing systematic selection of frequency compensation and comparison of merits. [3] , [4] , and this work. The Bode plots of their LFL are depicted in Fig. 21.6 .3. Essentially, if no right-half-plane (RHP) pole appears in the LFL(s) of the amplifier (normally the case), its GBW is mainly governed by the unity-gain frequency (ω μ ) of the dominant LFL. LFL analysis shows that the ω μ, [3] in [3] is mainly contributed by the current-buffer Miller compensation (CBMC) on the outer LFL (inner LFL with G ma2 shows a loop gain <1). Though the LFL stability can be assured by pushing the original g o1 /C p1 -pole to a lower-frequency (g o1 /C 1 ), ω μ, [3] is still limited by the g o2 /C p2 -pole. This inspection explains why extra compensation (via C 1 ) and a low-gain G m2 were enforced in [3] , offsetting the increment of ω μ, [3] offered by CBMC. The feedforward stage (G mf2 ) only generates a high-frequency zero that has negligible impact to ω μ, [3] .
The ω μ, [4] in [4] is obtained via single Miller compensation (SMC) and parasiticpole cancellation. The latter is based on a passive left-half-plane (LHP) zero made by R a and C a to cancel the g o1 /C m -pole, while pushing the original g o2 /C p2 -pole to a lower frequency g o2 /C a . The extent of ω μ, [4] is associated with G m2 and R a . Enlarging the former unavoidably calls for extra power, while the latter is upper-bounded by the LFL stability (due to the 1/R a C p2 -pole) and the criteria necessary to produce the LHP zero. Nevertheless, under the same C L and power budget (i.e., G mL ), the G m2 R a term of ω μ, [4] can still exceed the term (G m2 /g o2 )(C m /C 1 ) in ω μ, [3] , where C m /C 1 is limited to ~2. This insight is consistent with their reported results.
Guided by those LFL analyses, this work benefits the CBMC for its high-frequency parasitic pole, while combining it with a tailored active-LHP-zero circuit for parasitic-pole cancellation. Specifically, a high-pass network (R z , C z and G mb1 ) with low output impedance offers the sought LHP zero without introducing unwanted low-frequency poles, resolving the shortcoming of its passive counterpart [4] . The loop gain of the LFL compresses the pole-zero doublet so as to suppress the slow-settling component in the step response. G mb2 not only offers V-to-I conversion for driving G mL , but also isolates V 2 and V 3 nodes to limit C pb (<<C p2 ), resulting in a high-frequency 1/R z C pb -pole. Unlike [3] and [4] , ω μ,proposed is mainly limited by the G mb1 /C z -pole, which sits at a much higher frequency than the g o2 /C p2 -pole in [3] , and the 1/R a C p2 -pole in [4] . As a result, ω μ,proposed can surpass ω μ, [3] and ω μ, [4] under the same C L and power budget. [7] offers a low input impedance of 1/[2(g m5 R 1 +1)g m8 ], pushing the G ma /C m -pole to higher frequencies while averting reducing the output impedance of G m1 (drain of M 7 and M 8 ). The LFL of the current buffer features a moderate self loop gain (2g m5 R 1 +1) to impel its own poles to high frequencies while ensuring local stability. The active LHP zero (R z and C z ) is embodied in the 2 nd -gain-stage G m2 (M 11-14 ) to spare power. G mb1 and G mb2 are realized by M 13 and M 14 , respectively. M 12 (driven by M 9 ) offers a feedforward gain enhancing the slewing performance of G m2 . The 3 rd -gain-stage G mL (M 15 ) is combined with another feedforward gain G mf (M 16 ). Targeting a >1nF C L the SR of the amplifier is dominated by the maximum dynamic current of the 3 rd gain stage, which can be designed to afford a certain amount of resistive load (e.g., add 30% quiescent current for 25kΩ) without affecting other performances.
The fabricated three-stage amplifier is optimized for C L drivability such that the power and area remain comparable with the recent works [3, 4] . The measured AC and step responses are plotted in Fig. 21.6 .5. C L can be as large as 15nF with 18.1dB gain and 52.3° phase margin, and as small as 1nF with 9.8dB gain and 83.2° phase margin. The extrapolated DC gain is >100dB. At C L =15nF, the GBW is 0.95MHz, whereas the average SR and 1% setting time (T S ) measured in unity-gain configuration are 0.22V/µs and 4.49µs, respectively. Although the measured gain (7.8dB) and phase (79.5°) margins are not inferior when C L is reduced to 0.5nF, a small (~0.9mV pp ) high-frequency (~12MHz) ringing is superimposed onto the step response, due to the LFL instability. This result is consistent with the design and simulation, giving more insight when judging the C L variability. When C L is further downsized to 0.1nF, both the LFL and the amplifier (in unity-gain feedback) become unstable, as two complex conjugate RHP poles have already appeared in H(s). 
